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Abstract 
 
We have developed a lithography-free, all-dry process for fabricating graphene devices 
using an ultrathin quartz filament as a shadow mask to avoid possible contamination of 
graphene during lithographic process. This technique was used to prepare devices for 
electrical transport as well as planar tunnel junction studies of n-layer graphene (nLG), 
with n = 1, 2, 3 and higher. We observed localization behavior and an apparent reduction 
of density of states (DOS) near the Fermi energy in nLG.    
 
 
There has been a flurry of recent work1,2 on films of 1-layer graphene (1LG), motivated 
by the pioneering work of Geim and coworkers3 and Kim and coworkers4. Surprisingly, 
1LG was found to host a two-dimensional electron gas with a band structure featuring 
zero effective mass5. Two types of unconventional integer quantum Hall effects (IQHE) 
were observed in 1LG1,2 and in 2-layer graphene (2LG)6 devices, respectively. 
Theoretical calculation indicates that n-layer graphene (nLG) with n > 2 are also 
interesting5. 
 
The highest mobility reported for 1LG devices is around 10,000 cm2/Vs at high gate 
voltages2, which is remarkable. However, it may not be sufficiently high to allow the 
observation of certain physical phenomena, such as fractional quantum Hall effect 
(FQHE). So far, all graphene devices reported in the literature were prepared by e-beam 
lithography. Multiple steps are required to pattern a device, including coating with 
organic materials, which may subject the graphene to possible contamination and add 
unwanted disorder to the device. It is therefore desirable to pursue alternative graphene 
device fabrication. Using ultrathin quartz filaments as shadow masks, we have developed 
a method to fabricate graphene devices, aiming at raising the mobility of the devices. Our 
method is lithography-free, all dry, and simple to implement. Devices fabricated were 
measured using a DC technique with a typical excitation current of 1 µA in a dip probe in 
which the sample was cooled by direct contact with 4He liquid or gas.  
 
Two methods have been used to create graphene samples - exfoliation either 
mechanically in air7 or chemically in solutions8, and thermal decomposition of SiC9. Our 
nLG flakes were created by mechanical exfoliation in air from freshly cleaved highly 
oriented pyrolytic graphite (HOPG)10. Heavily N-doped silicon with a 300-nm-thick 
thermally grown SiO2 top layer was used as substrates. Thin graphene flakes were 
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identified under an optical microscope with 500X magnification, as reported previously1. 
After inspecting a large number of exfoliated graphene flakes we concluded that the color 
and the faintness of the optical images of exfoliated graphene flakes fall into 
distinguishable patterns that can be organized into a “color code” scheme for nLG. This 
color-code scheme was correlated with AFM measurements in which the minimal height 
at the edge of the graphene flake was taken as the flake thickness. We also attempted to 
correlate our color-code scheme with the Raman spectroscopy measurements that provide 
information on the thickness of graphene flakes11. 
 
An ultrathin quartz filament as thin as 200 nm in diameter, pulled from pure quartz melt 
as described previously12, was placed onto the graphene flake of interest and used as a 
shadow mask. It was found that filaments around 1 µm in diameter could be manipulated 
most easily on a SiO2 surface. A film of Au was then evaporated, creating two electrodes 
serving as the source and drain (Figs. 1a and b). The heavily doped Si substrate was used 
as a back gate. We also fabricated planar tunnel junctions by evaporating a 2-nm-thick Al
 
film at an angle (45o) that was allowed to oxidize in air to form an Al2O3 tunnel barrier 
(Fig. 1c). Two electrodes of Pb or Au were then deposited at a different angle, either 
vertical or 135o, to form a tunnel junction (Fig. 1d). In both cases two fine Au wires were 
attached to each electrode using Ag epoxy to allow linear conductivity or tunneling 
measurements.  Simultaneous measurements of both linear and Hall conductivities can be 
achieved by using a second filament to form a cross mask, which results in a van der 
Pauw probe13. 
 
In Fig. 2a, we show the conductance (σ) verses temperature (T) for a 1LG device at three 
gate voltages (Vg). Here σ is calculated from sample resistance per square, R
□
, with the 
contact resistance (Rc) included. It was reported previously4 that the contact resistance 
(Rc) between Au and graphene is small. The value of Rc, which could be inferred from 
examining the sample resistance at high Vg (providing an upper bound), or the linearity in 
the σ vs. Vg plot, was found to be much less than R
□
 for our nLG devices for small n. The 
hysteresis in σ vs. Vg is seen to be small (Fig. 2b), suggesting that few interface charge 
traps were present at or near the graphene-SiO2 interface in this device. It is seen that this 
1LG device follows a σ ∝ ln(T) behavior for 8 K < T < 50 K, consistent with weak 
localization in two dimensions (2D)14. It was reported previously that quantum 
interference responsible for weak localization behavior could be suppressed in 1LG 
because of the local deformation of 1LG that results in random effective magnetic 
fields15. However, weak localization behavior was found at least in one sample15. It was 
emphasized that for 1LG, a minimum conductivity of 4e2/h was found at the Dirac point1. 
In other studies, however, conductivities very different from 4e2/h were also observed2,4. 
Interestingly, for this particular 1LG sample we measured, σ appears to level off below 8 
K at values close to 4e2/h (= 1.55 mS). The implication of this observation is to be 
understood.  
 
In Fig. 3a, σ vs. Vg of a gated 5LG device is shown. The asymmetric response suggests 
that the conduction and valence bands in a 5LG system have significant overlap, which 
leads to a density of states (DOS) that is asymmetric with respect to the Fermi energy, EF, 
consistent with theoretical expectations5. For a device with single type of carrier 
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(electrons or holes), µ = σ/nce, where µ is the mobility, σ the conductivity, nc the carrier 
density, and e the elemental charge. Because of the lack of Hall measurements, only the 
change of the carrier density by ramping Vg can be calculated from the capacitance.  The 
mobility due to field effect is µFE = (d/ε0ε) (∂σ/∂Vg), where d is the thickness of the 
insulating barrier, ε0 the permittivity of free space, and ε the dielectric constant. For this 
5LG device, µFE = 6,700 cm2/Vs for the holes at high (negative) gate voltages, which is 
not as high as that previously reported for 1LG devices. Refinement of our lithography-
free technique will be needed to achieve higher mobility.  
  
In this 2D 5LG device (1.8 nm thick), a temperature range in which σ shows ln(T) 
behavior can be easily identified at Vg = 0 and 50 V (Figs. 3b and c). This ln(T) behavior 
may be associated with either quantum interference in the coherent back scattering or 
interaction effects for diffusive 2D carriers14. The observation of the ln(T) behavior up to 
50 K was surprising since at such high temperatures, the dephasing length should be very 
small. Interestingly, Vg = 10 V, close to the minimum in σ(Vg), σ is seen to follow the 
ln(T) behavior less precisely (Fig. 3d). This is reasonable - As the carrier density is 
lowered, the system becomes effectively more strongly disordered, leading eventually to 
deviation from the weak localization behavior. 
 
In Fig. 4, we show results on a planar Pb-Al2O3-6LG tunnel junction. Pb was chosen to 
be the top electrode primarily to test the fabrication process.  As shown in Fig. 4a, the 
junction resistance, RJ(T), shows insulating behavior, suggesting that we do have a good 
tunnel barrier. A resistance drop was found at 6.8 K (Fig. 4a), the Tc of the Pb electrode, 
which is slightly lower than that of bulk Pb (7.2 K). At 4.2 K, below the Tc of the Pb 
electrode, the tunnel conductance, proportional to DOS, showed a drop around 2 meV, 
suggesting the opening of an energy gap (Fig. 4b). The gap value was roughly twice of 
what is expected for Pb, most likely because two tunnel junctions were formed in series, 
one with the designed Al2O3 barrier and the other formed unintentionally because of the 
oxidation of Pb. There appears to be a suppression of DOS even at 10 K, above the Tc of 
Pb. Preliminary results obtained on tunnel junctions of Au-Al2O3-nLG suggest the same 
suppression.  
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Jorge Sofo, and Peter Eklund, and Drs. Paul Lammert and Paul Campbell, and technical 
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Theresa Meyer and Tom Mallouk for the use of their optical microscopes. This work is 
support in part by DOE under grant DE-FG02-04ER46159. 
 
Figures and captions 
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FIG. 1 (Color online): a) Schematic for nLG device fabrication for transport 
measurement.  An ultrathin quartz filament is used as a shadow mask; b) An AFM image 
of an actual 4LG device. The graphene flake is visible; c-d) Schematics for planar tunnel 
junction fabrication. 
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FIG. 2: a) σ vs. T for a 1LG device at three Vg values. b) σ vs. Vg loop. The arrows 
indicate how Vg was swept. Small hysteresis is seen. The range of Vg was limited in this 
device because of a leakage created by Ag epoxy spilled over to the edge of the doped Si 
substrate used as the back gate. 
 
 6
2
4
6
8
-100 -50 0 50 100
σ
 
(m
S)
V
g
 (V)
n = 5
H = 0
T = 4.2K
(a)
2.25
2.34
2.43
2.52
10 100
σ
 
(m
S)
T (K)
n = 5
 H = 0
Vg = 50V
(b)
2.68
2.80
2.92
10 100
σ
 
(m
S)
T (K)
n = 5
H = 0
Vg = 0
(c)
2.80
2.88
2.96
3.04
10 100
σ
 
(m
S)
T (K)
n = 5
H = 0
Vg = 10V
(d)
 
FIG. 3: a) σ vs. Vg for a 5LG device. The arrows indicate the Vg’s at which σ vs. T 
measurements were taken and the dash line shows the Vg at which σ reaches a minimum 
(25 V); b-d) σ vs. T in semilog plot at various Vg values as indicated. 
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FIG. 4: a) RJ vs. T for a Pb-Al2O3-6LG planar tunnel junction. Insert: RJ vs. Vg at 4.2 K; 
b) dI/dV vs. V at two Ts as indicated. The drop in dI/dV near 2 meV at 4.2 K indicates the 
opening of an energy gap. Data on dI/dV at voltages higher than 2 meV at 10 K is not 
available. 
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